


01. Block Diagram
02. System Setting
03. CPU\_SMT/FS/MS/MS/MS/MS
04. CPU\_SMT
05. CPU\_SMT
06. CPU\_SMT/MS/MS
07. CPU\_SMT
08. CPU\_SMT
09. CPU\_SMT
10. CPU\_POWER\_CAP
11. DIMM\_DDR4 SO-DIMM A(0)
12. DIMM\_DDR4 SO-DIMM B(0)
13. DIMM\_DDR4 Voltage
14. PCB-CPT(1)\_SATA/PCIE/JTA
15. PCB-CPT(2)\_PCIE/USB/MS/MS
16. PCB-CPT(3)\_CLK/LPC/MS/MS
17. PCB-CPT(4)\_CPU/MS/MS
18. PCB-CPT(5)\_SPI, CMV
19. PCB-CPT(6)\_SPI
20. PCB-CPT(7)\_POWER/GND
21. PCB-CPT(8)\_POWER/GND
22. PCB-SPI ROM/MS
23. PCB-SPI
24. PCB-SPI
25. PCB-SPI
26. PCB-SPI
27. PCB-SPI
28. PCB-SPI
29. PCB-SPI
30. PCB-SPI
31. PCB-SPI
32. PCB-SPI
33. PCB-SPI
34. PCB-SPI
35. PCB-SPI
36. PCB-SPI
37. PCB-SPI
38. PCB-SPI
39. PCB-SPI
40. PCB-SPI
41. PCB-SPI
42. PCB-SPI
43. PCB-SPI
44. PCB-SPI
45. PCB-SPI
46. PCB-SPI
47. PCB-SPI
48. PCB-SPI
49. PCB-SPI
50. PCB-SPI
51. PCB-SPI
52. PCB-SPI
53. PCB-SPI
54. PCB-SPI
55. PCB-SPI
56. PCB-SPI
57. PCB-SPI
58. PCB-SPI
59. PCB-SPI
60. PCB-SPI
61. PCB-SPI
62. PCB-SPI
63. PCB-SPI
64. PCB-SPI
65. PCB-SPI
66. PCB-SPI
67. PCB-SPI
68. PCB-SPI
69. PCB-SPI
70. PCB-SPI
71. PCB-SPI
72. PCB-SPI
73. PCB-SPI
74. PCB-SPI
75. PCB-SPI
76. PCB-SPI
77. PCB-SPI
78. PCB-SPI
79. PCB-SPI
80. PCB-SPI
81. PCB-SPI
82. PCB-SPI
83. PCB-SPI
84. PCB-SPI
85. PCB-SPI
86. PCB-SPI
87. PCB-SPI
88. PCB-SPI
89. PCB-SPI
90. PCB-SPI
91. PCB-SPI
92. PCB-SPI
93. PCB-SPI
94. PCB-SPI
95. PCB-SPI
96. PCB-SPI
97. PCB-SPI
98. PCB-SPI
99. PCB-SPI
100. PCB-SPI
101. PCB-SPI
102. PCB-SPI

## GL703GS Block Diagram



Запросы на поиск(Search queries):schematic, boardview, bios  
Telegram: @DeviceDB\_xyz [https://t.me/DeviceDB\\_xyz](https://t.me/DeviceDB_xyz)  
or <https://devicedb.xyz/files/index.php?a=page&b=request-file>

<https://DeviceDB.xyz> -

- ( , )

- , ,

- .

.

ПОДПИСЫВАЙТЕСЬ И БУДЕТЕ ВСЕГДА В КУРСЕ НОВЫХ  
МАТЕРИАЛОВ

1. **TELEGRAM @DeviceDB** - <https://t.me/DeviceDB>

2. **VKontakte** - <https://vk.com/devicedb>

3. **Instagram** - [https://www.instagram.com/site\\_devicedb.xyz/](https://www.instagram.com/site_devicedb.xyz/)

4. **FaceBook** - <https://www.facebook.com/groups/devicedb/>

5. **YouTube** -

<https://www.youtube.com/channel/UCzLTdb2cHTbEIIPpvvy3arQ/>

Присоединяйтесь!!!

## 2.ENG

This file has been downloaded from <https://DeviceDB.xyz> - Device Database

- FAQ, user manual

- Reviews, reviews

- Technical documentation (schematic, service manual)

- Firmware, drivers, utilities for firmware

- and other reference information

For each device in one place.

SUBSCRIBE AND WILL ALWAYS BE IN THE COURSE OF  
NEW MATERIALS

1. **TELEGRAM @DeviceDB** - <https://t.me/DeviceDB>

2. **VKontakte** - <https://vk.com/devicedb>

3. **Instagram** - [https://www.instagram.com/site\\_devicedb.xyz/](https://www.instagram.com/site_devicedb.xyz/)

4. **FaceBook** - <https://www.facebook.com/groups/devicedb/>

5. **YouTube** -

<https://www.youtube.com/channel/UCzLTdb2cHTbEIIPpvvy3arQ/>

Join !!!



[illegible]

Table 2-13. PCI Express® Bifurcation and Lane Reversal Mapping

Refutation	L10 Width			CFG Signals		Lanes															
	$\text{L10} \leq 16$	$\text{L10} \leq 12$	$\text{L10} \leq 8$	$\text{CFG} \leq 1$	$\text{CFG} \leq 12$	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16	x16	N/A	N/A	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
2x8 Reversed	x8	x8	N/A	1	0	1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
16x1-2x4	x4	x4	x4	0	0	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
16x1-2x4 Reversed	x4	x4	x4	0	0	1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

**Notes:**

- For CFG bit details, refer to [Section 9.4](#).
- Support is also provided for narrow widths and use devices with lower number of lanes (that is, usage on  $\text{L10}$  configuration).
- For lane 0, lane 15 is not supported.  
In case that more than one device is connected, the device with the highest lane count, should always be connected to the
  - Connect lane 0 of 1<sup>st</sup> device to lane 0.
  - Connect lane 0 of 2<sup>nd</sup> device to lane 8.
  - Connect lane 0 of 3<sup>rd</sup> device to lane 12.

**For example:**

- When using  $\text{L10} = 2x4$ , the 1 lane device should use lanes 0-7.
- When using  $\text{L10} = 1x2$ , the 4 lane device should use lanes 0-3, and other 2 lanes device should use lanes 8-9.
- When using  $\text{L10} = 1x2 + 1x1$ , 4 lane device should use lanes 0-3, two lane device should use lanes 8-9, one lane device should use lane 12.

For reversed lane order:


- When using  $\text{L10}$ , the 8 lane device should use lanes 8-15, so lane 15 will be connected to lane 0 of the Device.

[illegible][illegible]


#### 31.1.4 Disabling and Termination Guidelines for the Intel® High Definition Audio Interface

When HDA\_SDIN[1:0], DESPA\_SDIN interface is not implemented on the platform the signal pin(s) may be left unconnected.


When the Intel® Display Audio interface is not implemented, PROC\_AUDIO\_CLK and PROC\_AUDIO\_SDI need to be terminated to GND via a weak pull-down resistor (i.e.  $\sim 2k\Omega$ ). PROC\_AUDIO\_SDO can be left unconnected.




## Main Board



**CFG**



### CFG Straps




<b>CG Steps for Processor</b>	
<b>CG01: Read read sequence from PCI0 PLL</b> <i>Read only the selected</i>	
<ul style="list-style-type: none"> <li>1. Default: Normal Operation, No test</li> <li>2. Test</li> </ul>	
<b>CG02: Reserved Configuration Lanes</b>	
Reserved Configuration Lanes	
<b>CG03: PCI Express™ Serial I/O Lane Scheduling Reversal</b>	
<ul style="list-style-type: none"> <li>0: Disabled</li> <li>1: Lane Scheduling Reversal</li> </ul>	
Reserved Configuration Lanes	
<b>CG04: PCI Express™ Serial I/O Lane Scheduling Reversal</b>	
<ul style="list-style-type: none"> <li>0: Disabled</li> <li>1: Enabled</li> </ul>	
<b>CG05: HSP Enable</b>	
<ul style="list-style-type: none"> <li>0: Disabled</li> <li>1: Enabled</li> </ul>	
<b>CG06: PCI Express™ Hibernation</b>	
<ul style="list-style-type: none"> <li>00: 1-4 x 2 and PCI Express™</li> <li>01: Reserved</li> <li>10: 1 x 16 PCI Express™</li> <li>11: 1 x 16 PCI Express™</li> </ul>	
<b>CG07: P0S Training</b>	
<ul style="list-style-type: none"> <li>0: P0S Training is Disabled/Unsupported/Reserved/Not to be executed</li> <li>1: P0S Mode for P0S for Training</li> </ul>	
<b>CG08: Reserved Configuration Lanes</b>	
Reserved Configuration Lanes	
Refer: Intel D8953G, D9_028_Next_Rev1, Table 6.1 P.110	



## Main Board

DIS VTT CTRL:  
System Memory Power Gate Control:  
Disables the platform memory VTT regulator in C8 and deeper and S2.

## VTT Enable




## CPU SIDEBAND SIGNALS



CPU\_XDP



Main Board













SODIMM CHA-DIMM0  
TOP H4.0mm REV (J1401)

12002-00080600  
DDR4 DIMM 260P 4H REV



SO-DIMMs that do not support ECC (x64 only) will use the SPD with EVENT# not wired.  
SO-DIMMs that support ECC (x72) will use a combined SPD/Thermal Sensor with EVENT# wired.

EVENT# ON ECC DIMM: KEEP A FULL UP IF NO PIN IN PCH



Main Source	1th PWR	2nd PWR
AC_BAT_SYS	+1.2V	+VTT (0.6V From PUB600)
		M_A_VREFCA (0.6V From +1.2V)
	+3VA_BSW	+3VS
		+2.5V








### USB Setting

PCIE/SATA Function define

	Function
CLKREQ_0	DGPU
CLKREQ_1	
CLKREQ_2	WLAN-AC
CLKREQ_3	
CLKREQ_4	GLAN
CLKREQ_5	
CLKREQ_6	PCIe SSD
CLKREQ_7	
CLKREQ_8	
CLKREQ_9	
CLKREQ_10-15	






U7992.0	Diagnostic Assignments
U7992.0 #1	U7992.0 Topic C (group1)
U7992.0 #2	U7992.0 Topic C (group2)
U7992.0 #3	U7992.0 Topic A (group1)
U7992.0 #4	U7992.0 Topic A (group2)
U7992.0 #5	U7992.0 Topic A (group3)
U7992.0 #6	U7992.0 Topic A (group4)
U7992.0 #7	Card Reader
U7992.0 #8	Barcode Labels
U7992.0 #9	Camera
U7992.0 #10	Wi-Fiing + HD Bus control
U7992.0 #11	RFID
U7992.0 #12	Touch view
U7992.0 #13	TVET
U7992.0 #14	Macros Rule







The screenshot displays a complex project management spreadsheet. It features multiple columns for dates, task descriptions, and resource allocation. The data is organized into a grid with various colored cells (yellow, green, blue, grey) and a large black rectangular area in the upper right. The spreadsheet appears to be a detailed Gantt chart or project schedule, with rows representing tasks and columns representing time periods. The interface includes standard spreadsheet elements like a formula bar and a status bar at the bottom.












PCB Side (背板) 請依照此表格設計判斷				
Code	ROM ROM KB Type	KBID 2 (GPP_H1B)	KBID 1 (GPP_H1T)	KBID 0 (GPP_H1E)
Bu00	Non-ROM	M	M	
Bu01	ROM per Region via QSPI0/0A020 controller	M	M	L
Bu02	ROM per Region via 4 wires	M	L	M
Bu03	ROM per key	M	L	L

5. 需請 BIOS RD 在 KB ID 讀取的部分, 額外加入 Reverse code, 以符合第 1 點 table








Table 4-3. Personal Descriptions for 2004 to 2006, by Sex

[illegible]




<code>arcsegment_style</code>	<p><b>0: Like the 0000 style.</b> The cell is presented normally with a 0000 background to be visible in the background so that the cell can be properly read in the text. Refer to the 0000 style. 01: 0000 for implementation details.</p>
-------------------------------	--

GPIO Voltage Level

Group	Power pin	Power option	Power plane
GRP_A	VCCGRPFA	3.3V	+VDD33
GRP_B	VCCGRPBMC	3.3V	+VDD33
GRP_C	VCCGRPMC	3.3V	+VDD33
GRP_D	VCCGRPD0	1.8V or 3.3V	+1.8VDD0
GRP_E	VCCGRPEF0	3.3V	+VDD33
GRP_F	VCCGRPEF0	3.3V	+VDD33
GRP_G	ncnucnuc_143 ncnucnuc_143	ncnucnuc_143 ncnucnuc_143	+VDD33
GRP_H	VCCGRPHE	3.3V	+VDD33
GRP_I	VCCGRH0_303	3.3V Only	+VDD33
GRP_J	VCCGRH0_106	1.8V Only	+1.8VDD0
GRP_K	VCCGRPKF0	3.3V	+VDD33
GRP_L	VCCGRH0_303	3.3V Only	+VDD33



Purple reference CDE  
Blue reference EDE






## SPI Power




## SPI ROM



1st: 05006-0009000 FLAG: MISC W25L1273R0G1-10G 128K 80P-BL



## System Management Interface



## SMBus Interface




GL760GS R1.4 for smart amp

GL760GS R1.4 for smart amp



## Main Board

For power sequence measurement



```
+1.0V_VCCPLL -----> R0609
R_VCCST_PWR0D -----> R0620
```







ETE Version	ASUS P/N
2013.09.21/06	06037-0000000

Battery






Thermal sensor



PD/PD




# Main Board




<b>ASUS</b>		<b>Title :</b> KBC_KB & TP	
<b>Engineer:</b> EE		<b>Rev:</b> R1.4	
<b>Date:</b> Tuesday, January 30, 2018		<b>Print:</b> 31 of 101	

## Thermal Policy





## battery embedded (press pwr\_sw 10sec, then reset ec)






Main Board

LAN Connector







D3401, D3402 ESD Diode  
 1st Source: P/N: 07024-00200200 AMAZING/AZC099-045PR7G  
 2nd Source: P/N: 07024-00710000 NXP/USB2X4D

ASUS		Project Name:	GL703GS	Rev:	01.4
Title:		LAN RJ45 Conn.			
Size:	Dept.:	ASUSTEK COMPUTER INC.	Engineer:	EE	
Date:	Tuesday, January 30, 2018	Sheet	34	of	102





## KB RGB LED






# Headphone&MIC

A\_GND / GND



# Main Board


HP ESD Protect



2015.04.14 3 pole mix design and VBI Reverse

2015.08.07 Realtek Support

# MUTE CONTROL



MUTE CONTROL new solution for 1.8V RDA BUG 0318

2014.07.22 Resistor 1000P solution

2015.12.16 EMI Reserve





USB3.0 PORT3

### USB3.0 Common choke EMI-Protection

09m28285400//09m28285400//Temp.T. 001682



20170606 modify footprint




USB3.0 PORT4

### USB3.0 Common choke EMI-Protection

09a092090400//09a092090305//temp T 001483





Max = 4W / Channel  
I = 0.7 A (@Speaker : 8 Ohm)


INTERNAL SPK Conn.

SPK L+ L- R+ R- trace width  
Speaker 4 ohm ==> 30mils





Max = 4W / Channel = 8W  
Power Efficiency: 85% -> 9.5 W  
I=1.05A@9V 0.8 A@12V 0.5A@19V

TI\_TAS5766M




MLCC 5.22UF025V (60V 2.2V 50%)



20170802 Modify L3R02/L3R03/L3R04/L3R05 R706-L3R04-L3210103 (L3R06) (R706 R02 L3R06)  
20170802 Modify C3R06/C3R08/C3R09/C3R10 type from C301 to C302 (R302 R308 C302 C302)  
20170802 Update Resistor R01

20170808 Modify




## SATA SSD







# CR I/O Conn. (MB)

# Main Board




## CardReader PWR





## CR Socket

Reserved fuse for safety




X4201: 25MHz +/-20ppm/10pF (3225)  
1st: Pin:07009-00020100 EPS0NFA-2360  
2nd: Pin:07009-00020800 TXC/TV25000036




ASUS		Project Name	Rev
GL703GS			R1.4
Title : CR_CONN		Engineer	EE
Date: Tuesday, January 25, 2017	Drawn: 43	at	101

## LPC Debug Port



2016/03/21



<Variant Name>

<b>ASUS</b>		<b>Title :</b> DEBUG_LPC	
ASUSTek COMPUTER INC. NB1		<b>Engineer:</b> EE	
Size	Project Name		Rev
A	GL703GS		R1.4
Date: Tuesday, January 30, 2018	Sheet	44	of 101



## DP Repeater\_PS8330B


DP Repeater AUX\_Sink Input

### DP Repeater AUX\_SRC Output




## Fix MiniDP to HDMI Dongle No Display Issue






#### HDMI LDO 1.1VS


2016/6/21 R 1.4 1



#### HDMI Active-Level Shift



#### HDMI PWR\_+5V5\_HDMI



#### HDMI EMI








Figure 1 shows two schematic diagrams of the proposed 16-to-1 multiplexers. Diagram (a) illustrates a 16-to-1 multiplexer with 4 data inputs (A, B, C, D) and 4 control inputs (S0, S1, S2, S3). It uses two 8-to-1 multiplexers (MUX0 and MUX1) and a 4-to-1 multiplexer (MUX2). Diagram (b) illustrates a 16-to-1 multiplexer with 4 data inputs (A, B, C, D) and 4 control inputs (S0, S1, S2, S3). It uses two 8-to-1 multiplexers (MUX0 and MUX1) and a 4-to-1 multiplexer (MUX2).

From PCN US92, © Foxe

[illegible]


[NOTE] Vendor TI got New Name for ASUS Only, so TI SN1507944RVCR=TPS25810RVCR.  
Please Follow Design IP : TYPE-C CC Logic IC need use P/N:96050-03280000 TI/SN1507944RVCR

CHG	CHG_HH	CC CAPABILITY BROADCAST	CURRENT LIMIT (typ)	LOAD DETECT THRESHOLD (typ)
0	0	STD	1.7 A	NA
0	1	STD	1.7 A	NA
1	0	1.5 A	1.7 A	NA
1	1	3 A	3.4 A	1.00 A


The diagram shows a 4-to-1 multiplexer circuit. It uses a 74246 decoder (labeled 07246-08208208) and two 74240 inverters (labeled 07240-08208208). The decoder has four inputs (A, B, C, D) and eight outputs (Y0-Y7). The inverters have two inputs (A, B) and two outputs (Y0-Y1). The circuit is configured to select between four inputs (I0, I1, I2, I3) based on the select inputs (A, B, C, D). The output of the multiplexer is connected to a 5V supply.

[illegible]


## PWM CPU Fan




## CPU Thermal Sensor




Temp.	Resistor
75	2kOhm
90	7.5kOhm
100	10.5kOhm
105	14kOhm
110	18.7kOhm




## PWM VGA Fan1



## PWM VGA Fan2



www.DeviceDB.xyz  
Telegram:  
@DeviceDB





## USB3\_0\_PORT1

## USB3.0 Common choke EMI-Protection

D:\MSD\2010\4001\USB3\_0\2010\4001\USB3\_0\_01483

20170608 modify Resistor  
 20170608 swap L2004, L2007  
 20170612 swap R6020, R6022  
 20170623 modify R6020, R6022 Resistor





## USB3\_0\_PORT2

## USB3.0 Common choke EMI-Protection







D:\MSD\2010\4001\USB3\_0\2010\4001\USB3\_0\_01483

30.06.2010 07:08




95.1.02

NGFF M.2 TYPE\_E-KEY WIFI



www.DeviceDB.xyz  
Telegram:  
@DeviceDB


HDD LED & PCIE SSD LED




### Charger LED

Die 1 white - Pin 1 + Pin 2  
Die 2 Grasse - Pin 3 + Pin 4



83-5 3 Modifiable LED Color From Green/Orange to Green/White



## POWER button




### BT/WLAN LED Control




## OS LED






## CAP LED



HALL SENSOR  
06033-00140000





88 P\_L6\_VCCIO\_RL\_10




<Output Name>

ASUS		Title : DSG Discharge	
ASUS Inc. COMPUTER		Engineer: EE	
Site	Project Name	GL703GS	Rev
Customer			Rev A
Date: Wednesday, January 26, 2017		Page: 52	of 102






### DC-IN Connector




瓦数	P/W (UL16 Cable)	P/W (N/0 Cable)	Lead 数量
120W	14026-00040000	12033-00031000	5
180W	14026-00040000	12033-00031000	7
230W	TBD	12033-00030400	
330W	TBD	12033-00050100	09G02X102300

## Battery Connector

ESD Diode	P/N	Priority
AMATEK	07024-00200200	1
NXP	07024-00710000	2




Note: Battery Connector 正確性與BAT1 IN OC#是否預留!





The circuit diagram shows a power MOSFET switching stage followed by a feedback loop. The MOSFET's gate is driven by a pulse-width modulated signal from a controller. The drain is connected to a load through an inductor. A voltage divider consisting of two resistors is connected across the output terminals. The output voltage is fed back to the controller via a summing junction.

## GPU POWER SEQUENCE CONTROL



The diagram illustrates the internal architecture of a PCI Express Graphics card, specifically a REVERSED Type PCIe X16. Key components and connections include:

- GPU (NVIDIA GeForce RTX 3080):** The central processing unit, connected to the PCIe bus and memory modules.
- Memory Modules (GDDR6X):** Multiple modules connected to the GPU via a memory controller.
- Control Chips:** Includes a BIOS chip, ROM, and EEPROM, all connected to the GPU.
- PCI Express Interface:** The card's connection to the system bus, featuring a PCIe X16 connector and internal PCIe bus lines.
- Power and Grounding:** Detailed connections for power supply and ground planes, including a 12V header and various ground points.
- Signal Traces:** Numerous signal traces connecting the GPU, memory, and control chips to the PCIe interface.

The diagram is labeled with various components and their pin numbers, and includes a legend for the components.




For EMI

CNS1 2 3 4





CNS2 5 6 7





GND

# Main Board




## 1V8 & 2V5 Power Control





## FBA Partition Memory (1 of 2)


MF=1 Mirror



## FBA Partition Memory (2 of 2)

MF=0 Normal

H5GQ4H24AJRR4C-707A



R1.3-02 R1.3-02

USE GDDR5 VRAM (32MB x 32 (128MB))

1st: PN: 03008-0030100 HYUNDAI GSC-H24MFB-TSC (M-die) (8mp: 8x2)

2nd: PN: 03008-0030200 SAMSUNG H5G41320FC-HC03 (8mp: 8x3)

3rd: PN: 03008-0030400 Micron EDW5320ABG-60-F (8-die) (8mp: 8x4)


### GDD5 MODE SELECTION

MODE	MF	MF1	MF2
DDR	0	0	0
DDR (Normal)	0000	0000	0000
DDR (Normal)	0000	0000	0000

<b>ASUS</b>		Title : VRAM-CHANNEL A	
		Engineer : EE	
GL703GR		Rev : 1	


## FBF Partition Memory (1 of 2)

MF=1 Mirror



### FBB Partition Memory (2 of 2)

MF=0 Normal



[R1.3-02](#)
[R1.3-28](#)

USE GDDR5 VRAM 12GB x 22 (512MB)

1st: PN:02008-00020100 HYNEXHSGC4KX24MFR-T2C (M-die) ,Strap: 8x2

2nd: P/N:82008-00038208 SAMSUNG/W6041328FC-WC03 ,Srap: 6x4

2nd: P/N: 82008-00030400 Micron/E2W8222BA8G-40-F (B-die) ,Strap: 0x1

## GDD5 MODE SELECTION


Model	MP	DMC1	DMC2
430	3	3	0000
432	3	0000	0000
430 Improved	0000	0000	3
432 Improved	0000	0000	0000






## FBC Partition Memory (1 of 2)

MF=1 Mirror



## FBC Partition Memory (2 of 2)

MF=0 Normal



RI-3-02 RI-3-05

TYPE: DDR3L SDRAM 10800 x 16 (B1360)

1st: PN: 03008-0005050 HYUNDAI/SCCH48M7R-TIC 8K-dst, 5mgp, 6u2

2nd: PN: 03008-0003020 SAMSUNG/K4G411237C-H0C3 8K-dst, 5mgp, 6u4

3rd: PN: 03008-0003040 Micron/EDW61022ABG-60-F (B-dst), 5mgp, 6u4

### GDOS MODE SELECTION


MODE	MF	MDL	MDL3
00	0	0	0000
01	0	0	0001
02	0	0	0010
03	0	0	0011
04	0	0	0100
05	0	0	0101
06	0	0	0110
07	0	0	0111
08	0	0	1000
09	0	0	1001
0A	0	0	1010
0B	0	0	1011
0C	0	0	1100
0D	0	0	1101
0E	0	0	1110
0F	0	0	1111

ASUS		Product Name	OL7030R
TYPE		VRAM-CHANNEL C	RI-3
Part	Model	Manufacturer	Engineer
OL7030R	OL7030R	ASUS	ASUS

Main Board


## FBD Partition Memory (1 of 2)

MF=1 Mirror



## FBD Partition Memory (2 of 2)

MF=0 Normal



R1.3-02 R1.2-05

USE GDDR5 VRAM 1280x x 32 (512MB)  
 1st: P/N:03008-000505000 HYUNDAI H54H128P-T3C (M-die), Strip: 8x2  
 2nd: P/N:03008-000302000 SAMSUNG H5454132PFC-HC31 (S-die), Strip: 8x2  
 3rd: P/N:03008-000304000 Micron EDW4832BAG-60-F (S-die), Strip: 8x4


### GDD5 MODE SELECTION

VRAM	MF	SRX1	SRX2
DDR	0	0	VRX0
DDR	0	0	VRX0
DDR (normal)	VRX0	VRX0	VRX0
DDR (normal)	VRX0	VRX0	VRX0




www.DeviceDB.xyz  
 Telegram:  
 @DeviceDB


# Channel A




# Channel B



# Channel C




# Channel D



# VRAM FWR\_FBVDQ


# Main Board






# Address Selection Table

Bank	Module	Address	Value
Bank 0	Module 0	0x00000000	0x00000000
Bank 0	Module 1	0x00000001	0x00000001
Bank 0	Module 2	0x00000002	0x00000002
Bank 0	Module 3	0x00000003	0x00000003
Bank 1	Module 0	0x00000004	0x00000004
Bank 1	Module 1	0x00000005	0x00000005
Bank 1	Module 2	0x00000006	0x00000006
Bank 1	Module 3	0x00000007	0x00000007





GL703GS UP1905









Main Board




PROBE	SR series	G series
4500	1.5-30KHz	-
9000	1.0KHz	-
12000	1.0KHz	40-70KHz
18000	-	24-70KHz
23000	-	24-30KHz
33000	-	1.0-50KHz





+1.05VSUS [For PCH]




www.DeviceDB.xyz  
Telegram:  
@DeviceDB

PT830\* 請放置 PU8301旁,並請放置Trace 上!




\*1.05VSUS Discharge for OFF sequence



		Project Name		Rev	
		GL703GS		R1.4	
Title : PW_+1.0VSUS					
Size		Dept.: Hk Power team		Engineer: Hon	
A3					
Date: Tuesday, January 30, 2018		Sheet		83 of 103	





# +1.8VSUS [For PCH]



PT840\* 請放置 PU8401旁,並請放置Trace 1!



+1.2V / +VTT / +2.5V[For Memory]



**+3VA\_DSW / +5VSUS [System Power]**





圖 4-4-6 整流電路 +12V 500mA total 並聯對地電阻不得小於 10kΩ 以上

Adaptor Mode (BVPV)						
	SB	CB	SE	SDS	Sa	SE
FE_ON	1	-	1	-	-	1
FAUCON_ON	1	-	1	-	1	-
EVSEV_ON	1	-	1	-	-	1
EVSEV_ON	1	-	1	-	1	-
SLSDV_ON	1	-	1	-	0	-
SLSDV_RCD	1	-	1	-	0	-
SLSDV_RCA	1	-	0	-	0	-

	S0	S1	S2	S2.5	S4	S4.5	S4 with USB Charger
FE_ON	1	-	-	-	1	0	1
ENABLE_ON	1	-	-	-	1	0	0
START_ON	1	-	-	-	0	0	0
START_ON	1	-	-	-	1	0	1
SLIDE_ON	1	-	-	-	1	0	0
SLIDE_OFF	1	-	-	-	0	0	0
SLIDE_OFF	1	-	-	-	0	0	0




PT200+ 請注意 PU2700同系列請注意Trace 上!



## Main Board










	<=150W	<=230W	>230W	>330W
PFC9901	10m	5m	5m	2m
	0.06m(0.007)~0.11	0.06m(0.007)~0.11	0.08m - 0.01000001	0.08m - 0.01000001




Address selection table

Address	000	001	010	011	100	101	110	111
0000	00	01	10	11	00	01	10	11
0001	00	01	10	11	00	01	10	11
0010	00	01	10	11	00	01	10	11
0011	00	01	10	11	00	01	10	11
0100	00	01	10	11	00	01	10	11
0101	00	01	10	11	00	01	10	11
0110	00	01	10	11	00	01	10	11
0111	00	01	10	11	00	01	10	11
1000	00	01	10	11	00	01	10	11
1001	00	01	10	11	00	01	10	11
1010	00	01	10	11	00	01	10	11
1011	00	01	10	11	00	01	10	11
1100	00	01	10	11	00	01	10	11
1101	00	01	10	11	00	01	10	11
1110	00	01	10	11	00	01	10	11
1111	00	01	10	11	00	01	10	11

Indicators	2010	2011	2012	2013	2014	2015	2016
2016	40	40	40	40	40	40	40
Investment	Change in investment Construction investment			Change in investment	Change in investment		Change in investment




# +NVVDD [For DGPU]










# +NVVDD5 [For DGPU]



# +FBVDDQ [For VRAM]










# AC-IN Mode

C: CPU  
P: PCIE  
S: PLT  
Power:  
Signal:


(+VTCBAT) +3VA\_BTC  
(AC\_BAT\_SYS) +3VA/+3VA  
(+3VA\_BTC) RTCRST# (PCIE)  
(Power) AC\_TR\_OSC (EC)  
(EC) PR\_OH (+3VA\_EC)  
(PR\_OH) +3VA\_EC (EC)  
(3VADGN\_OH) +3VA\_DGN (3VA\_DGN\_PWRGD)  
(EC) DPMGR\_OSC (PCIE)  
(+3VA\_DGN) PM\_BATLOW# (PCIE)  
(PCIE) PM\_SLIP\_S0S# (EC)  
(VSUS\_OH) +1.0VSUS\_VCCPRXN (1.0VSUS\_PWRGD)  
(EC) PM\_RSMRST#\_PCIE (PCIE)  
(PCIE) S0SMRSHN (EC)  
(EC) MB\_AC\_PRESENT\_PCIE (PCIE)  
(EC) PCIE\_S0SACN# (PCIE)  
(PWR\_Split) PMR\_OH# (EC)  
(EC) PM\_PWRGDSH# (PCIE)  
(EC) SUSC\_RCH# (Power)  
(SUSC\_RCH) +12V/+5V/+3V  
(EC) SUSB\_RCH# (Power)  
(SUSB\_RCH) +12V5/+5V2/+3V5  
(VSUS\_OH) +1.0V\_VCCST\_VCCPLL (VCCST\_PWRGD)  
(+VCCIO) +VCCSTG  
(1.2V\_OH) +1.2V (1.2V\_PWRGD)  
(1.2V\_OH) +VSSD\_CPU (1.2V\_PWRGD)  
(+12V5) +VCCPLL\_OC  
(SUSB\_RCH) +VCCIO (VCCIO\_PWRGD)  
(ALL\_SYSTEM\_PWRGD) +VCCSA (IMV9\_PWRGD)  
(DSR\_VTT\_CTRL) +0.6V  
(CPU) DSR\_VTT\_CTRL (Power)  
(Power) 1.2V\_PWRGD (AMD)  
(Power) IMV9\_PWRGD  
(AMD) ALL\_SYSTEM\_PWRGD (CPU/PCIE/EC/Power)  
(ALL\_SYSTEM\_PWRGD) VCCST\_PWRGD\_CPU (CPU)  
(EC) PM\_PWRGDSH# (PCIE)  
(PCIE) CLK\_PCIE\_BCLR (CPU)  
(PCIE) H\_CPD\_PWRGD (CPU)  
(ALL\_SYSTEM\_PWRGD) P\_IMV9H\_RH\_10 (Power)  
(CPU) P\_VID\_DATA\_X2 (Power)  
(EC) PM\_SYSWAKE\_PCIE (PCIE)  
(PCIE) PLT\_RST# (CPU/EC/Device)  
(P\_IMV9H\_DEVCON) +VCCOBSH (IMV9\_PWRGD)  
(CPU) H\_THERMTRIP# (PCIE)  
(PCIE) DSR4\_DRMRST# (Memory)  
+VCCOST



SLK H Power Sequence  
(AC mode)

# DC-IN Mode

CcCPU (+5VCCBAT) +3VA\_RTC  
 P:PCW (AC\_BAT\_SYS) +3VA/+5VA  
 S:PLT (+3VA\_RTC) RTCRST# (PCR)  
 Power# (Power) AC\_IN\_OCH (EC)  
 Signal# (EC) PS\_ON (+3VA\_EC)  
 (PS\_ON) +3VA\_EC (EC)  
 (3VACSW\_ON) +3VA\_DSW (3VA\_DSW\_PWRGD)  
 (EC) DSWRST#\_EC (PCR)  
 (+3VA\_DSW) PM\_BATLOW# (PCR)  
 (PCR) PM\_RLP\_SUS# (EC)  
 (VDSUS\_ON) +1..0VSUS\_VCCPRIM (1..0VSUS\_PWRGD)  
 (EC) PM\_RSMRST#\_PCR (PCR)  
 (PCR) S0SDWARR# (EC)  
 (EC) ME\_AC\_PRESENT\_PCH (PCR)  
 (EC) PCH\_S0SACW# (PCR)  
 (PWR\_Switch) PWR\_ON# (EC)  
 (EC) PM\_PWRB2WR# (PCR)  
 (EC) S0SC\_EC# (Power)  
 (S0SC\_EC#) +12V/+5V/+3V  
 (EC) S0SB\_EC# (Power)  
 (S0SB\_EC#) +12V/+5V/+3V  
 (VDSUS\_ON) +1..0V\_VCCST\_VCCPLL (VCCST\_PWRGD)  
 (+VCCIO) +VCCSTG  
 (1..2V\_ON) +2..5V (2..0V\_PWRGD)  
 (3..2V\_ON) +VDDQ\_CPU (1..2V\_PWRGD)  
 (+12V) +VCCPLL\_DC  
 (S0SB\_EC#) +VCCIO (VCCIO\_PWRGD)  
 (ALL\_SYSTEM\_PWRGD) +VCCSA (DVFP8\_PWRGD)  
 (DDR\_VTT\_CTRL) +0..6V  
 (CPU) DDR\_VTT\_CTRL (Power)  
 (Power) 1..2V\_PWRGD (AND)  
 (Power) DVFP8\_PWRGD  
 (AND) ALL\_SYSTEM\_PWRGD (CPU/PCR/EC/Power)  
 (ALL\_SYSTEM\_PWRGD) VCCST\_PWRGD\_CPU (CPU)  
 (EC) PM\_PWRON\_PCH (PCR)  
 (PCR) CLK\_PCH\_BCLK (CPU)  
 (PCR) H\_CPDUPWRGD (CPU)  
 (ALL\_SYSTEM\_PWRGD) P\_DVFP8\_B0\_10 (Power)  
 (CPU) P\_SVID\_DATA\_X2 (Power)  
 (EC) PM\_SVSPWRON\_PCH (PCR)  
 (PCR) PLT\_RST# (CPU/EC/Device)  
 (P\_DVFP8\_DRVON) +VCCOBS (DVFP8\_PWRGD)  
 (CPU) H\_THERMTRIP# (PCR)  
 (PCR) DDB4\_DRAMRST# (Memory)  
 +VCCST



## SLK H Power Sequence (DC mode)




Figure 7.5 Example of Power-Up Sequencing Order

**Note:**

- The ramp time for any rail must be more than 40  $\mu$ s and is recommended to be less than 2ms.
- t1 (from 1V8\_MAIN\_EN to PEX\_DVDD/NVVDD\_PGOOD) must NOT exceed 4ms.
- The ramp-up overshoot should not exceed the silicon reliability limit voltage.
- Power up NVVDD must be 90% before PEX\_DVDD and NVVDDS can start ramp-up.
- Power up 1V8\_AON must be 90% before 3V3 ramp up
- All 3.3V devices that connect to the GPU must be powered after 1V8\_AON; GPU CANNOT have any 3.3V leakage paths before 1V8\_AON is present.
- No signal should be applied to the GPU before power rails are fully ramped.
- Refer to the JEDEC Memory Specification for memory-related power sequencing.
- The propagation delay between 1V8\_MAIN\_EN and the NVVDD\_EN pin needs to be less than 300us during both power up and power down.
- FBVDD/Q and 1V8\_AON don't need power cycle for GC6 2.1





Figure 7.6 Example of Power-Down Sequencing Order

The following power-down sequence is required:


- ▶ NVVDDS/PEX\_DVDD must power down before NVVDD; all other power rails can power down together with NVVDD.
- ▶ 1V8\_MAIN must power down after NVVDD powers down.
- ▶ The propagation delay between 1V8\_MAIN\_EN and the NVVDD\_EN pin needs to be less than 300us during both power-up and power-down.
- ▶ For GDDR5X VPP must be equal to or higher than FBVDD/Q at all times; use gate logic and discharge circuit as needed.
- ▶ All 3.3V devices that connect to the GPU must be ramped down before 1V8\_AON; GPU CANNOT have any 3.3V leakage paths after 1.8V\_AON and 1.8V\_MAIN power-down.
- ▶ Power down of NVVDDS and PEX\_DVDD must be less than 10% before NVVDD can start ramp-down.
- ▶ Power down of 3V3 must be less than 10% before 1V8\_AON can start ramp-down.



#### Clcok Distribution







Запросы на поиск(Search queries):schematic, boardview, bios  
Telegram: @DeviceDB\_xyz [https://t.me/DeviceDB\\_xyz](https://t.me/DeviceDB_xyz)  
or <https://devicedb.xyz/files/index.php?a=page&b=request-file>

<https://DeviceDB.xyz> -

- ( , )

- , ,

- .

.

ПОДПИСЫВАЙТЕСЬ И БУДЕТЕ ВСЕГДА В КУРСЕ НОВЫХ  
МАТЕРИАЛОВ

1. **TELEGRAM @DeviceDB** - <https://t.me/DeviceDB>

2. **VKontakte** - <https://vk.com/devicedb>

3. **Instagram** - [https://www.instagram.com/site\\_devicedb.xyz/](https://www.instagram.com/site_devicedb.xyz/)

4. **FaceBook** - <https://www.facebook.com/groups/devicedb/>

5. **YouTube** -

<https://www.youtube.com/channel/UCzLTdb2cHTbEIIPpvvy3arQ/>

Присоединяйтесь!!!

## 2.ENG

This file has been downloaded from <https://DeviceDB.xyz> - Device Database

- FAQ, user manual

- Reviews, reviews

- Technical documentation (schematic, service manual)

- Firmware, drivers, utilities for firmware

- and other reference information

For each device in one place.

SUBSCRIBE AND WILL ALWAYS BE IN THE COURSE OF  
NEW MATERIALS

1. **TELEGRAM @DeviceDB** - <https://t.me/DeviceDB>

2. **VKontakte** - <https://vk.com/devicedb>

3. **Instagram** - [https://www.instagram.com/site\\_devicedb.xyz/](https://www.instagram.com/site_devicedb.xyz/)

4. **FaceBook** - <https://www.facebook.com/groups/devicedb/>

5. **YouTube** -

<https://www.youtube.com/channel/UCzLTdb2cHTbEIIPpvvy3arQ/>

Join !!!